

Product Specification March 2021

TDLM052402QC-290

Quasi Active 2 kW PIN Diode Limiter Module - SMT

Features:

Frequency Range:	500 MHz to 4.0 GHz
 High Average Power Handling: 	+53 dBm
High Peak Power Handling:	+63 dBm
Low Insertion Loss:	+0.9 dB
Return Loss:	13 dB
 Low Flat Leakage Power: 	17 dBm
 Low Spike Energy Leakage: 	0.5 ergs
Surface Mount Limiter Module :	8 mm x 5 mm x 2.5 mm
 dc Blocking Capacitors 	

- "Always On Protection"
 No external control lines or power supply required
- the second secon

RoHS Compliant

Description:

The TDLM052402QC-290 SMT Silicon PIN Diode Limiter Modules offers "Always On" High Average Power CW (up to +53dBm) and Peak (up to +63dBm) protection in the 500 MHz to 4.0 GHz frequency region, while maintaining low Flat Leakage to less than 17 dBm (typ) and Spike leakage to less than 0.5 ergs (typ).

This Limiter Module is based on proven hybrid assembly technique utilized extensively in high reliability, mission critical applications. The TDLM052402QC-290 offers excellent thermal characteristics in a compact, low profile 8 mm x 5 mm x 2.5 mm package. It is designed for optimal small signal insertion loss permitting extremely low receiver noise figure while simultaneously offering very low Flat Leakage under high power conditions thereby offering excellent receiver protection across the 500 MHz to 4.0 GHz frequency range.

ESD and Moisture Sensitivity Rating

The TDLM052402QC-290 Limiter Module carries a Class 0 ESD rating (HBM) and an MSL 1 moisture rating.



Thermal Management Features

The proprietary design methodology minimizes the thermal resistance from the PIN Diode junction to base plate (RTHJ-A). The two stage limiter design employs a two stage detector circuit which enables ultra-fast turn on of the High Power PIN Diodes. This circuit topology coupled with the thermal characteristic of the substrate design enables the Limiter Module to reliably handling High Input RF Power up to +53 dBm(CW) and RF Peak Power levels up to +63 dBm (25 µsec pulse width @ 5.0% duty cycle) with base plate temperature at +85°C. The TDLM052402QC-290 based substrate has been design to offer superior long term reliability in customers' applications by utilizing ultra-thin, Au plating to combat corrosion.

Absolute Maximum Ratings

@ $Z_o = 50 \Omega$, $T_A = +25^{\circ}C$ as measured on the base ground surface of the device.

Parameter	Conditions	Absolute Maximum Value
Operating Temperature		-65°C to 125°C
Storage Temperature		-65°C to 150°C
Junction Temperature		175°C
Assembly Temperature	T = 30 seconds	260°C
RF Peak Incident Power	T _{CASE} = +85°C, source and load VSWR < 1.2:1, RF Pulse width = 25 μsec, duty cycle = 5%, derated linearly to 0 W at T _{CASE} =150°C _(note 1)	63 dBm
RF CW Incident Power	T_{CASE} = +85°C, source and load VSWR < 1.2:1, derated linearly to 0 W at T_{CASE} =150°C (note 1)	53 dBm
RF Input & Output dc Block Capacitor Voltage Breakdown		100 V dc

Note 1: T_{CASE} is defined as the temperature of the bottom ground surface of the device.



TDLM052402

Product Specification

TDLM052402QC-290 Electrical Specifications

@ Z_o = 50 Ω , TA = +25°C as measured on the base ground surface of the device.

Parameters	Symbol	Test Conditions	Min Value	Typ Value	Max Value	Units
Frequency	F	500 MHz ≤ F ≤ 4 GHz	0.05		4.0	GHz
Insertion Loss	IL	500 MHz ≤ F ≤ 4 GHz, P _{in} = -20 dBm		0.7	0.9	dB
Insertion Loss Rate of Change vs Operating Temperature /1	ΔIL	500 MHz ≤ F ≤ 4 GHz, Pin ≤ -20 dBm		0.005		dB/ºC
Return Loss	RL	500 MHz ≤ F ≤ 4 GHz, Pin= -20 dBm	13			dB
Input 1 dB Compression Point	IP _{1dB}	500 MHz ≤ F ≤ 4 GHz	7	10		dBm
2 nd Harmonic	2F₀	P _{in} = -10 dBm, F₀= 2.0 GHz		-40	-35	dBc
Peak Incident Power /1	Pinc (PK)	RF Pulse = 25 µsec, duty cycle = 5%, t _{rise} ≤ 3µs, t _{fall} ≤ 3µsec			63	dBm
CW Incident Power /1	P _{inc(CW)}	500 MHz ≤ F ≤ 4 GHz			53	dBm
Flat Leakage /1	FL	P _{in} = +63 dBm, RF Pulse Width = 25 µs, Duty Cycle = 5%, t _{rise} ≤ 3 µs, t _{fall} ≤ 3 µs			17	dBm
Spike Leakage /1	SL	Pin = +63 dBm, RF Pulse Width = 25 μs, Duty Cycle = 5%			0.5	erg
Recovery Time /1	TR	50% falling edge of RF Pulse to 1 dB IL, Pin = +63 dBm peak, RF PW = 25 μs, Duty Cycle = 5%, trise ≤ 3μs, t _{fall} ≤ 3μsec			1.5	µsec

Note /1: Guaranteed by characterization.





TDLM052402

Product Specification

TDLM052402QC-290 Typical Performance

 $Z_{\rm o}$ = 50 $\Omega,$ T $_{\text{CASE}}$ = 25°C, PIN = -20 dBm as measured on the Ground Plane of the device.








Assembly Instructions

The TDLM052402QC-290 may be attached to the printed circuit card using solder reflow procedures using either RoHS or Sn63/ Pb37 type solders per the Table and Temperature Profile Graph shown below:

Profile Parameter	Sn-Pb Assembly Technique	RoHS Assembly Technique		
Average ramp-up rate $(T_L \text{ to } T_P)$	3ºC/sec (max)	3ºC/sec (max)		
Preheat Temp Min (T _{smin}) Temp Max (T _{smax}) Time (min to max) (t _s)	100°C 150°C 60 – 120 sec	100°C 150°C 60 – 180 sec		
T _{smax} to T∟ Ramp up Rate		3ºC/sec (max)		
Peak Temp (T _P)	225°C +0°C / -5°C	260°C +0°C / -5°C		
Time within 5°C of Actual Peak Temp (T _P)	10 to 30 sec	20 to 40 sec		
Time Maintained Above: Temp (T∟) Time (t∟)	183ºC 60 to 150 sec	217ºC 60 to 150 sec		
Ramp Down Rate	6ºC/sec (max)	6ºC/sec (max)		
Time 25°C to T _P	6 minutes (max)	8 minutes (max)		


Solder Re-Flow Time-Temperature Profile



TDLM052402

Product Specification






Notes:

- 1) Metalized area on backside is the RF, dc and Thermal ground. In user's end application this surface temperature must be managed to meet the power handling requirements.
- 2) Back side metallization is thin Au termination plating to combat Au embrittlement (Au plated over Cu).
- 3) Unit = mils

Recommended RF Circuit Solder Footprint for the TDLM052402QC-290



TDLM052402QC-290 Limiter Module Package Outline Drawing



TDLM052402 Product Specification


Notes:

- 1) Recommended PCB material is Rogers 4350B, 10 mils thick (RF Input and Output trace width needs to be adjusted from the recommended footprint.)
- 2) Hatched area is RF, dc and Thermal Ground. Vias should be solid Cu filled and Au plated for optimal heat transfer from backside of Limiter Module through circuit vias to thermal ground.
- 3) Unit = mils

Thermal Design Considerations:

The design of the TDLM052402QC-290 Limiter Module permits the maximum efficiency in thermal management of the PIN Diodes while maintaining extremely high reliability. Optimum Limiter performance and reliability of the device can be achieved by the maintaining the base ground surface temperature of less than +85°C.

There must be a minimal thermal and electrical resistance between the limiter module and ground. Adequate thermal management is required to maintain a Tjc at less than +175°C and thereby avoid adversely affecting the semiconductor reliability. Special care must be taken to assure that minimal voiding occurs in the solder connection in the areas shade in red in the figure shown below.



Part Number Ordering Detail:

The TDLM052402QC-290 Limiter Module is available in the following shipping formats:

Part Number	Description	Packaging
TDLM052402QC-290-EVK	TDLM052402QC Evaluation Kit	1/box
TDLM052402QC-290	500 MHz to 4.0 GHz Limiter with Input & Output dc Blocking Caps	Gel Packs



Document Categories

Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Sales Contact

For additional information, contact us via email: tdemarketing@teledyne.com / www.tdehirel.com

Disclaimers

The information in this document is believed to be reliable. However, Teledyne e2v HiRel Electronics assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. Teledyne e2v's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Teledyne e2v product could create a situation in which personal injury or death might occur. Teledyne e2v assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Copyright and Trademark

©2021 Teledyne e2v HiRel Electronics. All rights reserved. Trademarks are the property of their respective owners.

Data Sheet is modified with permission from RFuW Engineering, Ltd.